

2. A method for making a dielectric structure for dual-damascene applications as recited in claim 1, further comprising:

forming a trench in the low dielectric constant layer using a first etch chemistry.

5 3. A method for making a dielectric structure for dual-damascene applications as recited in claim 2, further comprising:

forming a via in the inorganic dielectric layer using a second etch chemistry, the via being within the trench.

10 4. A method for making a dielectric structure for dual-damascene applications as recited in claim 1, wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.

15 5. A method for making a dielectric structure for dual-damascene applications as recited in claim 4, wherein the forming of the inorganic dielectric layer includes,

depositing a TEOS silicon dioxide material over the barrier layer.

20 6. A method for making a dielectric structure for dual-damascene applications as recited in claim 5, wherein the forming of the low dielectric constant layer includes,

depositing a carbon doped oxide.

25 7. A method for making a dielectric structure for dual-damascene applications as recited in claim 3, wherein the inorganic dielectric layer is one of a TEOS

oxide layer and a fluorine doped oxide layer, and the low dielectric constant layer is a carbon doped oxide layer.

8. A method for making a dielectric structure for dual-damascene applications as recited in claim 7, wherein the first etch chemistry is optimized to etch through the carbon doped oxide layer and the second etch chemistry is optimized to etch through the TEOS oxide layer or the fluorine doped oxide layer.

9. A method for making a dielectric structure for dual-damascene applications as recited in claim 8, wherein the second etch chemistry is selective to the barrier layer.

*Broad* *seems like*  
*Prior Art Exists*

10. (Amended) A method for making a multi-layer inter-metal dielectric over a substrate, comprising:

forming a barrier layer over the substrate;

forming a silicon dioxide layer over the barrier layer;

forming a low dielectric constant layer over the silicon dioxide layer;

forming a trench through the low dielectric constant layer; and

forming a via in the trench extending through the silicon dioxide layer to the

barrier layer.

11. A method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 10, wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.

12. A method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 11, wherein the forming of the silicon dioxide layer includes, depositing one of an un-doped TEOS oxide layer and a fluorine doped oxide layer.

13. A method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 12, wherein the forming of the low dielectric constant layer, includes, depositing one of a carbon doped oxide layer and an organic dielectric layer.

14. A method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 10, wherein forming the via in the trench extending to the barrier layer further includes,

implementing a first chemistry optimized to etch through the low dielectric constant layer; and

implementing a second chemistry optimized to etch through the silicon dioxide layer.

15. A method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 14, wherein the second chemistry that is optimized to etch through the silicon dioxide layer is selective to the barrier layer.

16. A method for making a multi-layer inter-metal dielectric over a substrate as recited in claim 15, wherein the barrier layer is one of a silicon nitride layer and a silicon carbide layer.

PLEASE CANCEL CLAIMS 17-25.

26. (New) A method for making a multi-layer intermetal dielectric over a substrate as recited in claim 10, further comprising:

etching the barrier layer; and

forming a via and trench barrier layer to cover a surface within the via and the

trench,

wherein the via and trench barrier layer is one of tantalum nitride material and tantalum material.

27. (New) A method for fabricating a multi-layer inter-metal dielectric semiconductor structure, comprising:

providing a base dielectric layer;

fabricating metallization lines within the base dielectric layer by etching and filling with metallization;

depositing a barrier over the metallization lines and the base dielectric layer;

depositing an inorganic dielectric layer over the barrier;

depositing a low dielectric constant (low K) layer over the inorganic dielectric layer, wherein a thickness of the low dielectric constant layer is greater than a thickness of the inorganic dielectric layer;

etching a trench in the low dielectric constant layer using a first etch chemistry, the etching being timed to etch through a partial thickness of the low dielectric constant layer, and wherein the first etch chemistry is optimized to a selected low dielectric constant material;

defining locations of via holes in the trench with a photoresist mask;

etching the via holes through a remaining thickness of the low dielectric constant layer using the first etch chemistry;

inherent property of  $SiO_2$  or  $Si_3N_4$

etching the via holes through the inorganic dielectric layer to the barrier using a second etch chemistry, the second etch chemistry being highly selective to the barrier; removing the barrier from a region in the via hole over a metallization line; forming a barrier layer in the trench and via holes; and  
5 filling the trench and via holes with metal.

28 <sup>28</sup>/<sub>28</sub>. (New) A method for fabricating a multi-layer inter-metal dielectric semiconductor structure as recited in claim 27, wherein the inorganic dielectric layer is one of TEOS dielectric material and fluorine doped dielectric material, and the low  
10 dielectric constant layer is carbon doped oxide.

29 <sup>29</sup>/<sub>29</sub>. (New) A method for fabricating a multi-layer inter-metal dielectric semiconductor structure as recited in claim 27, wherein the first etch chemistry is one of Ar/O<sub>2</sub>/CF<sub>4</sub>, Ar/CO/CF<sub>4</sub>/C<sub>4</sub>F<sub>8</sub>, Ar/O<sub>2</sub>/C<sub>4</sub>F<sub>8</sub>, N<sub>2</sub>/O<sub>2</sub>/C<sub>2</sub>H<sub>2</sub>F<sub>4</sub>, N<sub>2</sub>/O<sub>2</sub>/C<sub>2</sub>H<sub>4</sub>, H<sub>2</sub>/CF<sub>4</sub>/Ar, and  
15 Cl<sub>2</sub>/O<sub>2</sub>.

30 <sup>30</sup>/<sub>30</sub>. (New) A method for fabricating a multi-layer inter-metal dielectric semiconductor structure as recited in claim 27, wherein the second etch chemistry is C<sub>4</sub>F<sub>8</sub>/CO/Ar/O<sub>2</sub>.

31 <sup>31</sup>/<sub>31</sub>. (New) A method for fabricating a multi-layer inter-metal dielectric semiconductor structure as recited in claim 27, wherein the thickness of the inorganic dielectric layer is about at least 1,000 Angstroms, and the thickness of the low dielectric constant layer and the inorganic dielectric layer is about 10,000 Angstroms.  
25